### October 2000



### 3.0V to 3.6V 256K×16 Intelliwatt<sup>TM</sup> low-power CMOS SRAM with one chip enable

#### Features


- AS6WA25616
- Intelliwatt<sup>TM</sup> active power circuitry
- Industrial and commercial temperature ranges available
- Organization: 262,144 words × 16 bits
- 3.0V to 3.6V at 55 ns
- Low power consumption: ACTIVE - 144 mW at 3.6V and 55 ns
- Low power consumption: STANDBY
   72 μW max at 3.6V

### Logic block diagram

 $-V_{CC}$ Decoder 256 K imes 16<-V<sub>SS</sub> Array Row (4,194,304) A12 A13 I/O1-I/O8 I/O buffer Control circuit I/O9-I/O16 Column decoder WE-A1( UB OE LB CS

- 1.2V data retention
- Equal access and cycle times
- Easy memory expansion with  $\overline{CS}$ ,  $\overline{OE}$  inputs
- Smallest footprint packages
- 48-ball FBGA
- 400-mil 44-pin TSOP II
  ESD protection ≥ 2000 volts
- Latch-up current  $\ge 2000$  mA

#### Pin arrangement (top view)



48-0	CSP Bal	Ball-Grid-Array Package					
1	2	3 4 5 6					
LB	ŌĒ	A0	A1	A2	NC		

А	LB	OE	A0	A1	A2	NC
В	I/O9	UB	A3	A4	CS	I/O1
С	I/O10	I/011	A5	A6	I/O2	I/O3
D	V <sub>SS</sub>	I/O12	A17	A7	I/O4	V <sub>CC</sub>
Е	V <sub>CC</sub>	I/013	NC	A16	I/O5	V <sub>SS</sub>
F	I/O15	I/O14	A14	A15	I/O6	I/07
G	I/O16	NC	A12	A13	WE	I/08
Н	NC	A8	A9	A10	A11	NC

#### Selection guide

	V <sub>CC</sub> Range				Power D	issipation
	Min	Typ <sup>2</sup>	Max	Speed	Operating (I <sub>CC</sub> )	Standby (I <sub>SB1</sub> )
Product	(V)	(V)	(V)	(ns)	Max (mA)	Max (µA)
AS6WA25616	3.0	3.3	3.6	55	2	20

1

# R

#### Functional description

The AS6WA25616 is a low-power CMOS 4,194,304-bit Static Random Access Memory (SRAM) device organized as 262,144 words  $\times 16$  bits. It is designed for memory applications where slow data access, low power, and simple interfacing are desired.

Equal address access and cycle times ( $t_{AA}$ ,  $t_{RC}$ ,  $t_{WC}$ ) of 55 ns are ideal for low-power applications. Active high and low chip selects ( $\overline{CS}$ ) permit easy memory expansion with multiple-bank memory systems.

When  $\overline{CS}$  is high, or  $\overline{UB}$  and  $\overline{LB}$  are high, the device enters standby mode: the AS6WA25616 is guaranteed not to exceed 72  $\mu$ W power consumption at 3.6V and 55 ns. The device also returns data when V<sub>CC</sub> is reduced to 1.5V for even lower power consumption.

A write cycle is accomplished by asserting write enable ( $\overline{WE}$ ) and chip select ( $\overline{CS}$ ) low, and  $\overline{UB}$  and/or  $\overline{LB}$  low. Data on the input pins I/O1–O16 is written on the rising edge of  $\overline{WE}$  (write cycle 1) or  $\overline{CS}$  (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable ( $\overline{OE}$ ) or write enable ( $\overline{WE}$ ).

A read cycle is accomplished by asserting output enable ( $\overline{OE}$ ), chip select ( $\overline{CS}$ ),  $\overline{UB}$  and  $\overline{LB}$  low, with write enable ( $\overline{WE}$ ) high. The chip drives I/O pins with the data word referenced by the input address. When either chip select or output enable is inactive, or write enable is active, or ( $\overline{UB}$ ) and ( $\overline{LB}$ ), output drivers stay in high-impedance mode.

These devices provide multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written and read.  $\overline{LB}$  controls the lower bits, I/O1–I/O8, and  $\overline{UB}$  controls the higher bits, I/O9–I/O16.

All chip inputs and outputs are CMOS-compatible, and operation is from a single 3.0 to 3.6V supply. Device is available in the JEDEC standard

400-mm, TSOP II, and 48-ball FBGA packages.

#### Absolute maximum ratings

Parameter	Device	Symbol	Min	Max	Unit
Voltage on V <sub>CC</sub> relative to V <sub>SS</sub>		V <sub>tIN</sub>	-0.5	V <sub>CC</sub> + 0.5	V
Voltage on any I/O pin relative to GND		V <sub>tI/O</sub>	-0.5		V
Power dissipation		P <sub>D</sub>	_	1.0	W
Storage temperature (plastic)		T <sub>stg</sub>	-65	+150	°C
Temperature with V <sub>CC</sub> applied		T <sub>bias</sub>	-55	+125	°C
DC output current (low)		I <sub>OUT</sub>	_	20	mA

Note: Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### Truth table

					Supply			
$\overline{\mathrm{CS}}$	WE	ŌĒ	LB	UB	Current	I/O1–I/O8	I/O9–I/O16	Mode
Н	Х	Х	Х	Х	L	High Z	High Z	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Н	I <sub>SB</sub>	Ingli Z	Ingli Z	Standoy (ISB)
L	Н	Н	Х	Х	I <sub>CC</sub>	High Z	High Z	Output disable (I <sub>CC</sub> )
			L	Н		D <sub>OUT</sub>	High Z	
L	Н	L	Н	L	I <sub>CC</sub>	High Z	D <sub>OUT</sub>	Read (I <sub>CC</sub> )
			L	L		D <sub>OUT</sub>	D <sub>OUT</sub>	
			L	Н		D <sub>IN</sub>	High Z	
L	L	Х	Н	L	I <sub>CC</sub>	High Z	D <sub>IN</sub>	Write (I <sub>CC</sub> )
			L	L		D <sub>IN</sub>	D <sub>IN</sub>	

Key: X = Don't care, L = Low, H = High.



Recommended operating condition (over the operating range)								
Parameter	Description	Test	Conditions	Min	Max	Unit		
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -2.1 \text{mA}$	$V_{CC} = 3.0V$	2.4		V		
V <sub>OL</sub>	Output LOW Voltage	$I_{OL} = 2.1 mA$	$V_{CC} = 3.0V$		0.4	V		
V <sub>IH</sub>	Input HIGH Voltage		$V_{CC} = 3.0V$	2.2	$V_{CC} + 0.5$	V		
V <sub>IL</sub>	Input LOW Voltage		$V_{CC} = 3.0V$	-0.5	0.8	V		
I <sub>IX</sub>	Input Load Current	GND -	$\leq V_{IN} \leq V_{CC}$	-1	+1	μΑ		
I <sub>OZ</sub>	Output Load Current	$GND \le V_0 \le V_0$	V <sub>CC;</sub> Outputs High Z	-1	+1	μΑ		
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$ \overline{CS} = V_{IL}, V_{IN} = V_{IL} $ or $V_{IH}, I_{OUT} = 0 \text{mA}, $ f = 0	V <sub>CC</sub> = 3.6V		2	mA		
I <sub>CC1</sub> @ 1 MHz	Average V <sub>CC</sub> Operating Supply Current at 1 MHz	$\label{eq:cs_constraint} \begin{split} \overline{CS} &\leq 0.2 \text{V},  \text{V}_{\text{IN}} \leq 0.2 \text{V} \\ \text{or}  \text{V}_{\text{IN}} &\geq \text{V}_{\text{CC}} - 0.2 \text{V}, \\ f &= 1 \ \text{mS} \end{split}$	V <sub>CC</sub> = 3.6V		5	mA		
I <sub>CC2</sub>	Average V <sub>CC</sub> Operating Supply Current	$\overline{\text{CS}} \neq \text{V}_{\text{IL}}, \text{V}_{\text{IN}} = \text{V}_{\text{IL}} \text{ or}$ $\text{V}_{\text{IH}}, \text{ f} = \text{f}_{\text{Max}}$	$V_{\rm CC} = 3.6 V \ (55 \ {\rm ns})$		40	mA		
I <sub>SB</sub>	CS Power Down Current; TTL Inputs	$eq:cs_state_sta$	V <sub>CC</sub> = 3.6V		100	μΑ		
I <sub>SB1</sub>	CS Power Down Current; CMOS Inputs	$\label{eq:constraint} \begin{split} \overline{CS} &\geq V_{CC} - 0.2 V \text{ or} \\ \overline{UB} &= \overline{LB} \geq V_{CC} - 0.2 V, \\ \text{other inputs} &= 0 V - \\ V_{CC}, \ f &= f_{Max} \end{split}$	V <sub>CC</sub> = 3.6V		20	μΑ		
I <sub>SBDR</sub>	Data Retention	$\frac{\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.1\text{V},}{\overline{\text{UB}} = \overline{\text{LB}} = \text{V}_{\text{CC}} - 0.1\text{V}}$ $f = 0$	V <sub>CC</sub> = 1.2V		2	μΑ		

### Recommended operating condition (over the operating range)

## Capacitance (f = 1 MHz, $T_a = Room$ temperature, $V_{CC} = NOMINAL)^2$

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C <sub>IN</sub>	A, $\overline{\text{CS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$ , $\overline{\text{LB}}$ , $\overline{\text{UB}}$	$V_{IN} = 0V$	5	pF
I/O capacitance	C <sub>I/O</sub>	I/O	$V_{IN} = V_{OUT} = 0V$	7	pF





### Read cycle (over the operating range)<sup>3,9</sup>

Parameter	Symbol	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	55	-	ns	
Address access time	t <sub>AA</sub>	_	55	ns	3
Chip select $(\overline{CS})$ access time	t <sub>ACS</sub>	_	55	ns	3
Output enable $(\overline{OE})$ access time	t <sub>OE</sub>	-	25	ns	
Output hold from address change	t <sub>OH</sub>	10	-	ns	5
$\overline{\text{CS}}$ low to output in low Z	t <sub>CLZ</sub>	10	-	ns	4, 5
$\overline{\text{CS}}$ high to output in high Z	t <sub>CHZ</sub>	0	20	ns	4, 5
$\overline{OE}$ low to output in low Z	t <sub>OLZ</sub>	5	-	ns	4, 5
UB/LB access time	t <sub>BA</sub>	_	55	ns	
$\overline{\text{UB}}/\overline{\text{LB}}$ low to low Z	t <sub>BLZ</sub>	10	_	ns	4, 5
$\overline{\text{UB}}/\overline{\text{LB}}$ high to high Z	t <sub>BHZ</sub>	0	20	ns	4, 5
$\overline{OE}$ high to output in high Z	t <sub>OHZ</sub>	0	20	ns	4, 5
Power up time	t <sub>PU</sub>	0	_	ns	4, 5
Power down time	t <sub>PD</sub>	-	55	ns	4, 5

Shaded areas indicate preliminary information.


#### Key to switching waveforms






Undefined/don't care

### Read waveform 1 (address controlled)<sup>3,6,7,9</sup>



### Read waveform 2 ( $\overline{CS}$ , $\overline{OE}$ , $\overline{UB}$ , $\overline{LB}$ controlled)<sup>3,6,8,9</sup>






### Write cycle (over the operating range)<sup>II</sup>


Parameter	Symbol	Min	Max	Unit	Notes
Write cycle time	t <sub>WC</sub>	55	-	ns	
Chip select to write end	t <sub>CW</sub>	40	-	ns	12
Address setup to write end	t <sub>AW</sub>	40	-	ns	
Address setup time	t <sub>AS</sub>	0	-	ns	12
Write pulse width	t <sub>WP</sub>	35	-	ns	
Address hold from end of write	t <sub>AH</sub>	0	-	ns	
Data valid to write end	t <sub>DW</sub>	25	-	ns	
Data hold time	t <sub>DH</sub>	0	-	ns	4,5
Write enable to output in high Z	t <sub>WZ</sub>	0	20	ns	4,5
Output active from write end	t <sub>OW</sub>	5	-	ns	4,5
$\overline{\text{UB}}/\overline{\text{LB}}$ low to end of write	t <sub>BW</sub>	35	-	ns	

Shaded areas indicate preliminary information.

### Write waveform 1 ( $\overline{\text{WE}}$ controlled)<sup>10,11</sup>









#### Data retention characteristics (over the operating range)<sup>13,5</sup> Parameter Symbol Test conditions Min Max Unit $V_{CC} = 1.2V$ 1.2V V V<sub>CC</sub> for data retention V<sub>DR</sub> 3.6 $\overline{\text{CS}} \ge \widetilde{\text{V}}_{\text{CC}} - 0.1 \text{V} \text{ or}$ Data retention current 4 I<sub>CCDR</sub> \_ μΑ $\overline{\text{UB}} = \overline{\text{LB}} = > \text{V}_{\text{CC}} - 0.1\text{V}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.1\text{V} \text{ or}$ Chip deselect to data retention time 0 \_ ns t<sub>CDR</sub> Operation recovery time $V_{IN} \le 0.1 V$ t<sub>R</sub> t<sub>RC</sub> ns

#### Data retention waveform



#### AC test loads and waveforms



Thevenin equivalent:

R<sub>TH</sub>

ALL INPUT PULSES  $V_{CC}$  Typ 90% GND 10% < 5 ns 10% (c)


OUTPU

Parameters	$V_{\rm CC} = 3.0 V$	$V_{CC} = 2.5 V$	$V_{CC} = 2.0 V$	Unit
R1	1105	16670	15294	Ohms
R2	1550	15380	11300	Ohms
R <sub>TH</sub>	645	8000	6500	Ohms
V <sub>TH</sub>	1.75V	1.2V	0.85V	Volts


Notes

- 1 During  $V_{CC}$  power-up, a pull-up resistor to  $V_{CC}$  on  $\overline{CS}$  is required to meet  $I_{SB}$  specification.
- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see AC Test Conditions.
- 4  $t_{CLZ}$  and  $t_{CHZ}$  are specified with  $C_L = 5pF$  as in Figure C. Transition is measured  $\pm 500$  mV from steady-state voltage.
- 5 This parameter is guaranteed, but not tested.
- $\overline{\text{WE}}$  is HIGH for read cycle.
- 7  $\overline{\text{CS}}$  and  $\overline{\text{OE}}$  are LOW for read cycle.
- 8 Address valid prior to or coincident with  $\overline{\text{CS}}$  transition LOW.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10  $\overline{CS}$  or  $\overline{WE}$  must be HIGH during address transitions. Either  $\overline{CS}$  or  $\overline{WE}$  asserting high terminates a write cycle.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 N/A.
- 13 1.2V data retention applies to commercial and industrial temperature range operations.
- 14 C = 30pF, except at high Z and low Z parameters, where C = 5pF.






### Package diagrams and dimensions



	44-pin 7	TSOP II
	Min (mm)	Max (mm)
А		1.2
A <sub>1</sub>	0.05	
A <sub>2</sub>	0.95	1.05
b	0.25	0.45
с	0.15 (t	ypical)
d	18.28	18.54
e	10.06	10.26
H <sub>e</sub>	11.56	11.96
E	0.80 (t	ypical)
1	0.40	0.60



	Mınımum	Typical	Max1mum
А	-	0.75	_
В	6.90	7.00	7.10
B1	_	3.75	-
С	10.90	11	11.10
C1	-	5.25	_
D	0.30	0.35	0.40
Е	-	_	1.20
E1	-	0.68	-
E2	0.22	0.25	0.27
Y	-	_	0.08

Notes

- 1. Bump counts: 48 (8 row  $\times$  6 column).
- 2. Pitch:  $(x,y) = 0.75 \text{ mm} \times 0.75 \text{ mm}$  (typ).
- 3. Units: millimeters.
- 4. All tolerance are  $\pm 0.050$  unless otherwise specified.
- 5. Typ: typical.
- 6. Y is coplanarity: 0.08 (max).



#### Ordering codes

Speed (ns)	Ordering Code	Package Type	Operating Range	
55	AS6WA25616-TC	44-pin TSOP II	- Commercial	
55	AS6WA25616-BC	48-ball fine pitch BGA		
55	AS6WA25616-TI	44-pin TSOP II	Industrial	
	AS6WA25616-BI	48-ball fine pitch BGA		

#### Part numbering system

	AS6WA	25616	Т, В	C, I
	SRAM Intelliwatt <sup>™</sup> prefix	Device number	Package: T: TSOP II B: CSP BGA	Temperature range: C: Commercial: 0° C to 70° C I: Industrial: –40° C to 85° C

10/6/00

#### ALLIANCE SEMICONDUCTOR

Copyright ©2000 Alliance Semiconductor Corporation (Alliance)'s three-point logo, our name, and Intelliwatt<sup>MM</sup> are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this web site and its products at any time without noice. Alliance assumes no responsibility for any errors that may appear in this web site. And its product st at any time without noice. Alliance assumes no responsibility for any errors that may appear in this web site. Alliance deserves the right to make changes to this web site and its products at any time without noice. Alliance assumes no responsibility for any errors that may appear in this web site. Alliance deserves the right or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as expressly agreed to in Alliance's Terms and Conditions of Sale (available from Alliance). All sales of Alliance products are made exclusively according to Alliance or stress and Conditions of Sale. The purchase of products from Alliance does not authorize its products from Alliance does not authorize its products from set as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indem nify Alliance against all claims arising from such use.